1/* $OpenBSD: hid.h,v 1.1 2013/10/31 08:26:12 mpi Exp $ */
2
3/*-
4 * Copyright (c) 2000 Tsubai Masanari. All rights reserved.
5 *
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions
8 * are met:
9 * 1. Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 * 2. Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution.
14 * 3. The name of the author may not be used to endorse or promote products
15 * derived from this software without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 *
28 * $NetBSD: hid.h,v 1.2 2001/08/22 21:05:25 matt Exp $
29 */
30
31#ifndef _POWERPC_HID_H_
32#define _POWERPC_HID_H_
33
34/* Hardware Implementation Dependent registers for the PowerPC */
35
36#define HID0_EMCP 0x80000000 /* Enable machine check pin */
37#define HID0_DBP 0x40000000 /* Disable 60x bus parity generation */
38#define HID0_EBA 0x20000000 /* Enable 60x bus address parity checking */
39#define HID0_EBD 0x10000000 /* Enable 60x bus data parity checking */
40#define HID0_BCLK 0x08000000 /* CLK_OUT clock type selection */
41#define HID0_EICE 0x04000000 /* Enable ICE output */
42#define HID0_TBEN 0x04000000 /* Time base enable (7450) */
43#define HID0_ECLK 0x02000000 /* CLK_OUT clock type selection */
44#define HID0_PAR 0x01000000 /* Disable precharge of ARTRY */
45#define HID0_STEN 0x01000000 /* Software table search enable (7450) */
46#define HID0_DEEPNAP 0x01000000 /* Enable deep nap mode (970) */
47#define HID0_HBATEN 0x00800000 /* High BAT enable (74[45][578]) */
48#define HID0_DOZE 0x00800000 /* Enable doze mode */
49#define HID0_NAP 0x00400000 /* Enable nap mode */
50#define HID0_SLEEP 0x00200000 /* Enable sleep mode */
51#define HID0_DPM 0x00100000 /* Enable Dynamic power management */
52#define HID0_RISEG 0x00080000 /* Read I-SEG */
53#define HID0_TG 0x00040000 /* Timebase Granularity (OEA64) */
54#define HID0_BHTCLR 0x00040000 /* Clear branch history table (7450) */
55#define HID0_EIEC 0x00040000 /* Enable internal error checking */
56#define HID0_XAEN 0x00020000 /* Enable eXtended Addressing (7450) */
57#define HID0_NHR 0x00010000 /* Not hard reset */
58#define HID0_ICE 0x00008000 /* Enable i-cache */
59#define HID0_DCE 0x00004000 /* Enable d-cache */
60#define HID0_ILOCK 0x00002000 /* i-cache lock */
61#define HID0_DLOCK 0x00001000 /* d-cache lock */
62#define HID0_ICFI 0x00000800 /* i-cache flush invalidate */
63#define HID0_DCFI 0x00000400 /* d-cache flush invalidate */
64#define HID0_SPD 0x00000200 /* Disable speculative cache access */
65#define HID0_XBSEN 0x00000100 /* Extended BAT block-size enable (7457) */
66#define HID0_IFEM 0x00000100 /* Enable M-bit for I-fetch */
67#define HID0_XBSEN 0x00000100 /* Extended BAT block size enable (7455+) */
68#define HID0_SGE 0x00000080 /* Enable store gathering */
69#define HID0_DCFA 0x00000040 /* Data cache flush assist */
70#define HID0_BTIC 0x00000020 /* Enable BTIC */
71#define HID0_LRSTK 0x00000010 /* Link register stack enable (7450) */
72#define HID0_ABE 0x00000008 /* Enable address broadcast */
73#define HID0_FOLD 0x00000008 /* Branch folding enable (7450) */
74#define HID0_BHT 0x00000004 /* Enable branch history table */
75#define HID0_BTCD 0x00000002 /* Branch target addr cache disable (604) */
76#define HID0_NOPTI 0x00000001 /* No-op the dcbt(st) */
77
78#define HID0_603_BITMASK \
79 "\20" \
80 "\040EMCP\037DBP\036EBA\035EBD\034BCLK\033EICE\032ECLK\031PAR" \
81 "\030DOZE\027NAP\026SLEEP\025DPM\024RISEG\023EIEC\022res\021NHR" \
82 "\020ICE\017DCE\016ILOCK\015DLOCK\014ICFI\013DCFI\012SPD\011IFEM" \
83 "\010SGE\007DCFA\006BTIC\005FBIOB\004ABE\003BHT\002NOPDST\001NOPTI"
84
85#define HID0_7450_BITMASK \
86 "\20" \
87 "\040EMCP\037b1\036b2\035b3\034b4\033TBEN\032b6\031STEN" \
88 "\030HBATEN\027NAP\026SLEEP\025DPM\024b12\023BHTCLR\022XAEN\021NHR" \
89 "\020ICE\017DCE\016ILOCK\015DLOCK\014ICFI\013DCFI\012SPD\011XBSEN" \
90 "\010SGE\007b25\006BTIC\005LRSTK\004FOLD\003BHT\002NOPDST\001NOPTI"
91
92#define HID0_970_BITMASK \
93 "\20" \
94 "\040ONEPPC\037SINGLE\036ISYNCSC\035SERGP\031DEEPNAP\030DOZE" \
95 "\027NAP\025DPM\023TG\022HANGDETECT\021NHR\020INORDER" \
96 "\016TBCTRL\015TBEN\012CIABREN\011HDICEEN" \
97 "\010ENTHERM\001ENATTN"
98
99/*
100 * HID0 bit definitions per cpu model
101 *
102 * bit 603 604 750 7400 7410 7450 7457
103 * 0 EMCP EMCP EMCP EMCP EMCP - -
104 * 1 - ECP DBP - - - -
105 * 2 EBA EBA EBA EBA EDA - -
106 * 3 EBD EBD EBD EBD EBD - -
107 * 4 SBCLK - BCLK BCKL BCLK - -
108 * 5 EICE - - - - TBEN TBEN
109 * 6 ECLK - ECLK ECLK ECLK - -
110 * 7 PAR PAR PAR PAR PAR STEN STEN
111 * 8 DOZE - DOZE DOZE DOZE - HBATEN
112 * 9 NAP - NAP NAP NAP NAP NAP
113 * 10 SLEEP - SLEEP SLEEP SLEEP SLEEP SLEEP
114 * 11 DPM - DPM DPM DPM DPM DPM
115 * 12 RISEG - - RISEG - - -
116 * 13 - - - EIEC EIEC BHTCLR BHTCLR
117 * 14 - - - - - XAEN XAEN
118 * 15 - NHR NHR NHR NHR NHR NHR
119 * 16 ICE ICE ICE ICE ICE ICE ICE
120 * 17 DCE DCE DCE DCE DCE DCE DCE
121 * 18 ILOCK ILOCK ILOCK ILOCK ILOCK ILOCK ILOCK
122 * 19 DLOCK DLOCK DLOCK DLOCK DLOCK DLOCK DLOCK
123 * 20 ICFI ICFI ICFI ICFI ICFI ICFI ICFI
124 * 21 DCFI DCFI DCFI DCFI DCFI DCFI DCFI
125 * 22 - - SPD SPD SPG SPD SPD
126 * 23 - - IFEM IFTT IFTT - XBSEN
127 * 24 - SIE SGE SGE SGE SGE SGE
128 * 25 - - DCFA DCFA DCFA - -
129 * 26 - - BTIC BTIC BTIC BTIC BTIC
130 * 27 FBIOB - - - - LRSTK LRSTK
131 * 28 - - ABE - - FOLD FOLD
132 * 29 - BHT BHT BHT BHT BHT BHT
133 * 30 - - - NOPDST NOPDST NOPDST NOPDST
134 * 31 NOOPTI - NOOPTI NOPTI NOPTI NOPTI NOPTI
135 *
136 * 604: ECP = Enable cache parity checking
137 * 604: SIE = Serial instruction execution disable
138 * 604: BTCD = Branch target address cache disable
139 * 7450: TBEN = Time Base Enable
140 * 7450: STEN = Software table lookup enable
141 * 7450: BHTCLR = Branch history clear
142 * 7450: XAEN = Extended Addressing Enabled
143 * 7450: LRSTK = Link Register Stack Enable
144 * 7450: FOLD = Branch folding enable
145 * 7457: HBATEN = High BAT Enable
146 * 7457: XBSEN = Extended BAT Block Size Enable
147 */
148
149#define HID1_EMCP 0x80000000 /* Machine Check Signal Enable */
150#define HID1_EBA 0x20000000 /* 60x bus address parity checking */
151#define HID1_EBD 0x10000000 /* 60x bus data parity checking */
152#define HID1_BCLK 0x08000000 /* CLK_OUT */
153#define HID1_ECLK 0x02000000 /* CLK_OUT */
154#define HID1_PAR 0x01000000 /* Disable precharge for ... */
155#define HID1_DFS4 0x00800000 /* Dynamic freq scaling / 4 (7448) */
156#define HID1_DFS2 0x00400000 /* Dynamic freq scaling / 2 (7447A) */
157
158#endif /* _POWERPC_HID_H_ */